rdf-syntax-grammar
mods:
  schema location: http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-2.xsd
  title info:
    title: Advanced Memory Optimization Techniques for Low-Power Embedded Processors
  name:
    name part: Verma, Manish.
    role:
      role term: creator
    role:
      role term: author.
  name:
    name part: Marwedel, Peter.
    role:
      role term: author.
  name:
    name part: SpringerLink (Online service)
  type of resource: text
  origin info:
    place:
      place term: ne
    date issued: 2007
    issuance: monographic
  language:
    language term: eng
  physical description:
    form: electronic
    form: electronic resource
    reformatting quality: access
    form: remote
    extent: XII, 188 p. online resource.
  abstract: The design of embedded systems warrants a new perspective because of the following two reasons: Firstly, slow and energy inefficient memory hierarchies have already become the bottleneck of the embedded systems. It is documented in the literature as the memory wall problem. Secondly, the software running on the contemporary embedded devices is becoming increasingly complex. It is also well understood that no silver bullet exists to solve the memory wall problem. Therefore, this book explores a collaborative approach by proposing novel memory hierarchies and software optimization techniques for the optimal utilization of these memory hierarchies. Linking memory architecture design with memory-architecture aware compilation results in fast, energy-efficient and timing predictable memory accesses. The evaluation of the optimization techniques using real-life benchmarks for a single processor system, a multiprocessor system-on-chip (SoC) and for a digital signal processor system, reports significant reductions in the energy consumption and performance improvement of these systems. The book presents a wide range of optimizations, progressively increasing in the complexity of analysis and of memory hierarchies. The final chapter covers optimization techniques for applications consisting of multiple processes found in most modern embedded devices. Advanced Memory Optimization Techniques for Low Power Embedded Processors is designed for researchers, complier writers and embedded system designers / architects who wish to optimize the energy and performance characteristics of the memory subsystem.
  table of contents: Related Work -- Memory Aware Compilation and Simulation Framework -- Non-Overlayed Scratchpad Allocation Approaches for Main/Scratchpad Memory Hierarchy -- Non-Overlayed Scratchpad Allocation Approaches for Main/Scratchpad + Cache Memory Hierarchy -- Scratchpad Overlay Approaches for Main/Scratchpad Memory Hierarchy -- Data Partitioning and Loop Nest Splitting -- Scratchpad Sharing Strategies for Multiprocess Applications -- Conclusions and Future Directions.
  note: by Manish Verma, Peter Marwedel.
  subject:
    topic: Engineering
  subject:
    topic: Computer memory systems
  subject:
    topic: Special purpose computers
  subject:
    topic: Computer system failures
  subject:
    topic: Programming languages (Electronic computers)
  subject:
    topic: Electronics
  subject:
    topic: Microelectronics
  subject:
    topic: Electronic circuits
  subject:
    topic: Engineering
  subject:
    topic: Electronics and Microelectronics, Instrumentation
  subject:
    topic: Circuits and Systems
  subject:
    topic: Programming Languages, Compilers, Interpreters
  subject:
    topic: Memory Structures
  subject:
    topic: Special Purpose and Application-Based Systems
  subject:
    topic: System Performance and Evaluation
  classification: TK7800-8360
  classification: TK7874-7874.9
  classification: 621.381
  related item:
    title info:
      title: Springer eBooks
  identifier: 9781402058974
  identifier: http://dx.doi.org/10.1007/978-1-4020-5897-4
  record info:
    record creation date: 100301
    record change date: 20151204185117.0
    record identifier: 978-1-4020-5897-4