rdf-syntax-grammar
mods:
  schema location: http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-2.xsd
  title info:
    title: Power-Aware Testing and Test Strategies for Low Power Devices
  name:
    name part: Girard, Patrick.
    role:
      role term: editor.
  name:
    name part: Nicolici, Nicola.
    role:
      role term: editor.
  name:
    name part: Wen, Xiaoqing.
    role:
      role term: editor.
  name:
    name part: SpringerLink (Online service)
  type of resource: text
  origin info:
    place:
      place term: xxu
    date issued: 2010
    issuance: monographic
  language:
    language term: eng
  physical description:
    form: electronic
    form: electronic resource
    reformatting quality: access
    form: remote
    extent: XXI, 363 p. online resource.
  abstract: Power-Aware Testing and Test Strategies for Low-Power Devices Edited by: Patrick Girard, Research Director, CNRS / LIRMM, France Nicola Nicolici, Associate Professor, McMaster University, Canada Xiaoqing Wen, Professor, Kyushu Institute of Technology, Japan Managing the power consumption of circuits and systems is now considered as one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low-power devices. This book explores existing solutions for power-aware test and design-for-test of conventional circuits and systems, and surveys test strategies and Electronic Design Automation (EDA) solutions for testing low-power devices. The first comprehensive book on power-aware test for (low-power) circuits and systems Shows readers how low-power devices can be tested safely without affecting yield and reliability Includes necessary background information on design-for-test and low-power design Covers in detail power-constrained test techniques, including power-aware automatic test pattern generation, design-for-test, built-in self-test and test compression Presents state-of-the-art industrial practices and EDA solutions.
  table of contents: Fundamentals of VLSI Testing -- Power Issues During Test -- Low-Power Test Pattern Generation -- Power-Aware Design-for-Test -- Power-Aware Test Data Compression and BIST -- Power-Aware System-Level Test Planning -- Low-Power Design Techniques and Test Implications -- Test Strategies for Multivoltage Designs -- Test Strategies for Gated Clock Designs -- Test of Power Management Structures -- EDA Solution for Power-Aware Design-for-Test.
  note: edited by Patrick Girard, Nicola Nicolici, Xiaoqing Wen.
  subject:
    topic: Engineering
  subject:
    topic: Computer-aided engineering
  subject:
    topic: Electronic circuits
  subject:
    topic: Engineering
  subject:
    topic: Circuits and Systems
  subject:
    topic: Computer-Aided Engineering (CAD, CAE) and Design
  classification: TK7888.4
  classification: 621.3815
  related item:
    title info:
      title: Springer eBooks
  identifier: 9781441909282
  identifier: http://dx.doi.org/10.1007/978-1-4419-0928-2
  record info:
    record creation date: 110414
    record change date: 20151204151506.0
    record identifier: 978-1-4419-0928-2