<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="/themes/root/assets/xsl/rss.xsl"?>
<rss version="2.0" xmlns:opensearch="http://a9.com/-/spec/opensearch/1.1/" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/">
  <channel>
    <title>Results for "Channel decoding"</title>
    <description>Showing 1 - 3 results of 3</description>
    <generator>Laminas_Feed_Writer 2 (https://getlaminas.org)</generator>
    <link>https://find.library.upatras.gr/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;lookfor=%22Channel+decoding%22&amp;type=Subject&amp;lng=en</link>
    <opensearch:totalResults>3</opensearch:totalResults>
    <opensearch:startIndex>0</opensearch:startIndex>
    <opensearch:itemsPerPage>50</opensearch:itemsPerPage>
    <opensearch:Query role="request" searchTerms="%22Channel%20decoding%22" startIndex="0"/>
    <atom:link rel="first" type="application/rss+xml" title="Go to First Page" href="https://find.library.upatras.gr/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;view=rss&amp;lookfor=%22Channel+decoding%22&amp;type=Subject&amp;lng=en"/>
    <atom:link rel="last" type="application/rss+xml" title="Go to Last Page" href="https://find.library.upatras.gr/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;view=rss&amp;lookfor=%22Channel+decoding%22&amp;type=Subject&amp;lng=en"/>
    <item>
      <title>VLSI architectures for error correction in digital communication systems</title>
      <pubDate>Tue, 01 Jan 2019 19:26:42 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/nemertes-10889-12138</link>
      <guid>https://find.library.upatras.gr/Record/nemertes-10889-12138</guid>
      <author>Τσατσαράγκος, Ιωάννης</author>
      <dc:format>Thesis</dc:format>
      <dc:date>2019</dc:date>
      <dc:creator>Τσατσαράγκος, Ιωάννης</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Deep-learning-based forward-error-correction decoding techniques and optimizations for hardware implementation</title>
      <pubDate>Wed, 01 Jan 2020 19:26:42 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/nemertes-10889-13787</link>
      <guid>https://find.library.upatras.gr/Record/nemertes-10889-13787</guid>
      <author>Καββουσανός, Εμμανουήλ</author>
      <dc:format>Thesis</dc:format>
      <dc:date>2020</dc:date>
      <dc:creator>Καββουσανός, Εμμανουήλ</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Αρχιτεκτονικές για LDPC αποκωδικοποιητές</title>
      <pubDate>Sat, 01 Jan 2011 19:26:42 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/nemertes-10889-4414</link>
      <guid>https://find.library.upatras.gr/Record/nemertes-10889-4414</guid>
      <author>Διακογιάννης, Αρτέμιος</author>
      <dc:format>Thesis</dc:format>
      <dc:date>2011</dc:date>
      <dc:creator>Διακογιάννης, Αρτέμιος</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
  </channel>
</rss>
