<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="/themes/root/assets/xsl/rss.xsl"?>
<rss version="2.0" xmlns:opensearch="http://a9.com/-/spec/opensearch/1.1/" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/">
  <channel>
    <title>Αποτελέσματα για "Hardware description language"</title>
    <description>Εμφανίζονται 1 - 39 Αποτελέσματα από 39</description>
    <generator>Laminas_Feed_Writer 2 (https://getlaminas.org)</generator>
    <link>https://find.library.upatras.gr/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;lookfor=%22Hardware+description+language%22&amp;type=Subject&amp;lng=el</link>
    <opensearch:totalResults>39</opensearch:totalResults>
    <opensearch:startIndex>0</opensearch:startIndex>
    <opensearch:itemsPerPage>50</opensearch:itemsPerPage>
    <opensearch:Query role="request" searchTerms="%22Hardware%20description%20language%22" startIndex="0"/>
    <atom:link rel="first" type="application/rss+xml" title="Μετάβαση στην Πρώτη Σελίδα" href="https://find.library.upatras.gr/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;view=rss&amp;lookfor=%22Hardware+description+language%22&amp;type=Subject&amp;lng=el"/>
    <atom:link rel="last" type="application/rss+xml" title="Μετάβαση στην Τελευταία Σελίδα" href="https://find.library.upatras.gr/Search/Results?sort=last_indexed+desc&amp;limit=50&amp;view=rss&amp;lookfor=%22Hardware+description+language%22&amp;type=Subject&amp;lng=el"/>
    <item>
      <title>Σχεδίαση και υλοποίηση ψηφιακού ολοκληρωμένου κυκλώματος για τον έλεγχο αντλίας ελέγχου φαρμάκου</title>
      <pubDate>Tue, 01 Jan 2013 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/nemertes-10889-5989</link>
      <guid>https://find.library.upatras.gr/Record/nemertes-10889-5989</guid>
      <author>Πασακαλίδης, Δημήτρης-Εμμανουήλ</author>
      <dc:format>Thesis</dc:format>
      <dc:date>2013</dc:date>
      <dc:creator>Πασακαλίδης, Δημήτρης-Εμμανουήλ</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Hardware acceleration of AI/deep learning applications for the RISC-V architecture</title>
      <pubDate>Fri, 01 Jan 2021 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/nemertes-10889-15019</link>
      <guid>https://find.library.upatras.gr/Record/nemertes-10889-15019</guid>
      <author>Λιάσος, Αλέξανδρος</author>
      <dc:date>2021</dc:date>
      <dc:creator>Λιάσος, Αλέξανδρος</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Παράρτημα 1: Σχεδίαση με επεξεργαστή 32bit</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2253</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2253</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Ανάλυση και Χαρακτηρισμός των Δυναμικών Πολυμεσικών Εφαρμογών</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2245</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2245</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Μοντελοποίηση ενσωματωμένων συστημάτων</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2249</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2249</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Δυναμική βελτιστοποίηση διαχείρισης μνήμης για τις εφαρμογές πολυμέσων</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2246</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2246</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Proceedings of the 7th FPGAworld Conference</title>
      <pubDate>Fri, 01 Jan 2010 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/10.1145%2F1975482</link>
      <guid>https://find.library.upatras.gr/Record/10.1145%2F1975482</guid>
      <dc:format>Ηλεκτρονική πηγή</dc:format>
      <dc:format>Πρακτικό Συνεδρίου</dc:format>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2010</dc:date>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Proceedings of the 5th ACM SIGPLAN Workshop on Programming Languages and Analysis for Security</title>
      <pubDate>Fri, 01 Jan 2010 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/10.1145%2F1814217</link>
      <guid>https://find.library.upatras.gr/Record/10.1145%2F1814217</guid>
      <dc:format>Ηλεκτρονική πηγή</dc:format>
      <dc:format>Πρακτικό Συνεδρίου</dc:format>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2010</dc:date>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>ΕΝΣΩΜΑΤΩΜΕΝΑ ΣΥΣΤΗΜΑΤΑ: Εισαγωγή</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2248</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2248</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Παράρτημα 4: Σχεδίαση σε FPGA με τα εργαλεία της Altera</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2255</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2255</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Αρχιτεκτονικές Ενσωματωμένων Συστημάτων</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2250</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2250</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Τρόποι Υλοποίησης Ενσωματωμένων Συστημάτων</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2251</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2251</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Διασύνδεση και Είσοδος / Έξοδος</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2252</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2252</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems</title>
      <pubDate>Sat, 01 Jan 2000 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/10.1145%2F354880</link>
      <guid>https://find.library.upatras.gr/Record/10.1145%2F354880</guid>
      <dc:format>Ηλεκτρονική πηγή</dc:format>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2000</dc:date>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Architectures for computer vision : from algorithm to chip with Verilog /</title>
      <pubDate>Wed, 01 Jan 2014 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/ocn880960165</link>
      <guid>https://find.library.upatras.gr/Record/ocn880960165</guid>
      <author>Jeong, Hong</author>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2014</dc:date>
      <dc:creator>Jeong, Hong</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Computer principles and design in Verilog HDL /</title>
      <pubDate>Thu, 01 Jan 2015 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/ocn911255311</link>
      <guid>https://find.library.upatras.gr/Record/ocn911255311</guid>
      <author>Li, Yamin</author>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2015</dc:date>
      <dc:creator>Li, Yamin</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Embedded SoPC design with NIOS II processor and Verilog examples /</title>
      <pubDate>Sun, 01 Jan 2012 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/ocn774024203</link>
      <guid>https://find.library.upatras.gr/Record/ocn774024203</guid>
      <author>Chu, Pong P., 1959-</author>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2012</dc:date>
      <dc:creator>Chu, Pong P., 1959-</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Introduction to digital systems : modeling, synthesis, and simulation using VHDL /</title>
      <pubDate>Sat, 01 Jan 2011 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/ocn746324252</link>
      <guid>https://find.library.upatras.gr/Record/ocn746324252</guid>
      <author>Ferdjallah, Mohammed</author>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2011</dc:date>
      <dc:creator>Ferdjallah, Mohammed</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Embedded SOPC design with NIOS II processor and VHDL examples /</title>
      <pubDate>Sat, 01 Jan 2011 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/ocn757486963</link>
      <guid>https://find.library.upatras.gr/Record/ocn757486963</guid>
      <author>Chu, Pong P., 1959-</author>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2011</dc:date>
      <dc:creator>Chu, Pong P., 1959-</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>VHDL for logic synthesis /</title>
      <pubDate>Sat, 01 Jan 2011 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/ocn729726229</link>
      <guid>https://find.library.upatras.gr/Record/ocn729726229</guid>
      <author>Rushton, Andrew, 1962-</author>
      <dc:format>Ηλ. βιβλίο</dc:format>
      <dc:date>2011</dc:date>
      <dc:creator>Rushton, Andrew, 1962-</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Παράρτημα 2: Σχεδίαση με μικρο-ελεγκτή 8bit</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2254</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2254</guid>
      <author>Dasygenis, Minas</author>
      <dc:format>7</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Dasygenis, Minas</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Ενσωματωμένα συστήματα</title>
      <pubDate>Fri, 01 Jan 2016 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/kallipos-11419-2247</link>
      <guid>https://find.library.upatras.gr/Record/kallipos-11419-2247</guid>
      <author>Δασυγένης, Μηνάς</author>
      <dc:format>1</dc:format>
      <dc:date>2016</dc:date>
      <dc:creator>Δασυγένης, Μηνάς</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Digital system design with VHDL /</title>
      <pubDate>Sat, 01 Jan 2000 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/148715</link>
      <guid>https://find.library.upatras.gr/Record/148715</guid>
      <author>Zwolinski, M.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2000</dc:date>
      <dc:creator>Zwolinski, M.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>VHDL for logic synthesis /</title>
      <pubDate>Thu, 01 Jan 1998 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/149827</link>
      <guid>https://find.library.upatras.gr/Record/149827</guid>
      <author>Rushton, Andrew</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>1998</dc:date>
      <dc:creator>Rushton, Andrew</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Σχεδίαση ψηφιακών συστημάτων με τη γλώσσα VHDL /</title>
      <pubDate>Mon, 01 Jan 2001 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/150037</link>
      <guid>https://find.library.upatras.gr/Record/150037</guid>
      <author>Brown, Stephen D.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2001</dc:date>
      <dc:creator>Brown, Stephen D.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Fundamentals of digital logic with VHDL design /</title>
      <pubDate>Sat, 01 Jan 2005 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151018</link>
      <guid>https://find.library.upatras.gr/Record/151018</guid>
      <author>Brown, Stephen D.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2005</dc:date>
      <dc:creator>Brown, Stephen D.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Digital systems design using VHDL/</title>
      <pubDate>Tue, 01 Jan 2008 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151461</link>
      <guid>https://find.library.upatras.gr/Record/151461</guid>
      <author>Roth, Charles H.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2008</dc:date>
      <dc:creator>Roth, Charles H.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>VHDL for designers /</title>
      <pubDate>Wed, 01 Jan 1997 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/172103</link>
      <guid>https://find.library.upatras.gr/Record/172103</guid>
      <author>Sjoholm, Stefan</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>1997</dc:date>
      <dc:creator>Sjoholm, Stefan</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>VHDL starter's guide /</title>
      <pubDate>Thu, 01 Jan 1998 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/172304</link>
      <guid>https://find.library.upatras.gr/Record/172304</guid>
      <author>Yalamanchili, Sudhakar</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>1998</dc:date>
      <dc:creator>Yalamanchili, Sudhakar</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>VHDL coding styles and methodologies /</title>
      <pubDate>Sun, 01 Jan 1995 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/150440</link>
      <guid>https://find.library.upatras.gr/Record/150440</guid>
      <author>Cohen, Ben, 1945-</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>1995</dc:date>
      <dc:creator>Cohen, Ben, 1945-</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>VHDL : A Starter's guide /</title>
      <pubDate>Sat, 01 Jan 2005 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151027</link>
      <guid>https://find.library.upatras.gr/Record/151027</guid>
      <author>Yalamanchili, Sudhakar</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2005</dc:date>
      <dc:creator>Yalamanchili, Sudhakar</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Fundamentals of digital logic with verilog design /</title>
      <pubDate>Wed, 01 Jan 2003 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151032</link>
      <guid>https://find.library.upatras.gr/Record/151032</guid>
      <author>Brown, Stephen D.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2003</dc:date>
      <dc:creator>Brown, Stephen D.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Digital design with CPLD applications and VHDL /</title>
      <pubDate>Sat, 01 Jan 2005 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151076</link>
      <guid>https://find.library.upatras.gr/Record/151076</guid>
      <author>Dueck, Robert K.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2005</dc:date>
      <dc:creator>Dueck, Robert K.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Verification methodology manual for system verilog /</title>
      <pubDate>Sun, 01 Jan 2006 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151110</link>
      <guid>https://find.library.upatras.gr/Record/151110</guid>
      <author>Bergeron, Janick</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2006</dc:date>
      <dc:creator>Bergeron, Janick</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>RTL hardware design using VHDL : coding for efficiency, portability, and scalability /</title>
      <pubDate>Sun, 01 Jan 2006 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151122</link>
      <guid>https://find.library.upatras.gr/Record/151122</guid>
      <author>Chu, Pong P., 1959-</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2006</dc:date>
      <dc:creator>Chu, Pong P., 1959-</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Circuit design with VHDL /</title>
      <pubDate>Thu, 01 Jan 2004 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151155</link>
      <guid>https://find.library.upatras.gr/Record/151155</guid>
      <author>Pedroni, Volnei A.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2004</dc:date>
      <dc:creator>Pedroni, Volnei A.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Advanced digital logic design : using VHDL , State machines , and synthesis for FPGAs /</title>
      <pubDate>Sun, 01 Jan 2006 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151173</link>
      <guid>https://find.library.upatras.gr/Record/151173</guid>
      <author>Lee, Sunggu</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2006</dc:date>
      <dc:creator>Lee, Sunggu</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>Digital logic and microprocessor design with VHDL /</title>
      <pubDate>Sun, 01 Jan 2006 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/151174</link>
      <guid>https://find.library.upatras.gr/Record/151174</guid>
      <author>Hwang, Enoch O.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>2006</dc:date>
      <dc:creator>Hwang, Enoch O.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
    <item>
      <title>VHDL and AHDL digital system implementation /</title>
      <pubDate>Thu, 01 Jan 1998 21:06:28 +0200</pubDate>
      <link>https://find.library.upatras.gr/Record/172120</link>
      <guid>https://find.library.upatras.gr/Record/172120</guid>
      <author>Scarpino, Frank A.</author>
      <dc:format>Βιβλίο</dc:format>
      <dc:date>1998</dc:date>
      <dc:creator>Scarpino, Frank A.</dc:creator>
      <slash:comments>0</slash:comments>
    </item>
  </channel>
</rss>
