|
|
|
|
LEADER |
01460nam a2200301 a 4500 |
001 |
GR-Antirio573 |
008 |
090217s2003 mau b 001 0 gre d |
020 |
|
|
|a 0071213228
|
040 |
|
|
|a GrPaTEI
|b gre
|c GR-PaULI
|
040 |
|
|
|a GrPaTEI
|b gre
|c GR-PaULI
|
040 |
|
|
|a GrPaTEI
|b gre
|c GR-PaULI
|
082 |
|
0 |
|a 621.392
|2 21
|
100 |
1 |
|
|a Brown, Stephen D.
|
245 |
1 |
0 |
|a Fundamentals of digital logic with verilog design /
|c Brown, Stephen and Vranesic, Zvonko.
|
260 |
|
|
|a Boston :
|b McGraw-Hill,
|c c 2003
|
300 |
|
|
|a xx. , 844 σ. :
|b εικ. ;
|c 25 εκ. +
|e cd - rom
|
490 |
0 |
|
|a McGraw-Hill series in electrical and computer engineering.
|
504 |
|
|
|a Περιλαμβάνει βιβλιογραφίες και ευρετήριο.
|
650 |
|
0 |
|a Logic circuits
|
650 |
|
0 |
|a VERILOG (COMPUTER HARDWARE DESCRIPTION LANGUAGE)
|
653 |
|
|
|a COMPUTER--AIDED DESIGN
|
653 |
|
|
|a LOGIG CIRCUITS--DESIGN AND CONSTRUCTION
|
700 |
1 |
|
|a Vranesic, Zvonko G.
|
942 |
|
|
|2 ddc
|
952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_392000000000000_BRO
|7 0
|9 261720
|a LISK-2
|b LISK-2
|c BSC
|d 2021-01-17
|e 24
|f 0
|g 0.00
|l 0
|o 621.392 BRO
|p 2430000006647
|r 2021-01-17 00:00:00
|t 1
|w 2021-01-17
|y BK15
|x 20090217 0 1
|x GrPaTEI - Antirrio
|
952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_392000000000000_BRO
|7 0
|9 261721
|a LISK-2
|b LISK-2
|c BSC
|d 2021-01-17
|e 24
|f 0
|g 0.00
|l 0
|o 621.392 BRO
|p 2430000006648
|r 2021-01-17 00:00:00
|t 1
|w 2021-01-17
|y BK15
|x 20090217 0 1
|x GrPaTEI - Antirrio
|
971 |
|
|
|a .b25703729
|b 01-10-20
|c 12-09-16
|
999 |
|
|
|c 151032
|d 151032
|