|
|
|
|
LEADER |
01216nam a2200229 a 4500 |
001 |
GR-Antirio672 |
008 |
090319s2006 njua b 001 0 eng|c |
020 |
|
|
|a 0471720925
|
040 |
|
|
|a GrPaTEI
|b gre
|c GR-PaULI
|
082 |
|
0 |
|a 621.392
|2 22
|
100 |
0 |
|
|a Chu, Pong P.,
|d 1959-
|
245 |
1 |
0 |
|a RTL hardware design using VHDL :
|b coding for efficiency, portability, and scalability /
|c Pong P. Chu.
|
260 |
|
|
|a Hoboken, N.J. :
|b Wiley-Interscience,
|c c2006.
|
300 |
|
|
|a xxiii. , 669 σ. :
|b εικ. ;
|c 26 εκ.
|
504 |
|
|
|a Περιλαμβάνει βιβλιογραφίες και ευρετήριο.
|
650 |
|
0 |
|a Digital electronics
|x Data processing.
|
650 |
|
0 |
|a VHDL (Computer hardware description language)
|
942 |
|
|
|2 ddc
|
952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_392000000000000_CHU
|7 0
|9 261954
|a LISK-2
|b LISK-2
|c BSC
|d 2021-01-17
|e 24
|f 0
|g 0.00
|l 0
|o 621.392 CHU
|p 2430000006884
|r 2021-01-17 00:00:00
|t 1
|w 2021-01-17
|y BK15
|x 20090319 0 1
|x GrPaTEI - Antirrio
|
952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_392000000000000_CHU
|7 0
|9 261955
|a LISK-2
|b LISK-2
|c BSC
|d 2021-01-17
|e 24
|f 0
|g 0.00
|l 0
|o 621.392 CHU
|p 2430000006885
|r 2021-01-17 00:00:00
|t 1
|w 2021-01-17
|y BK15
|x 20090319 0 1
|x GrPaTEI - Antirrio
|
971 |
|
|
|a .b25704710
|b 15-04-20
|c 12-09-16
|
999 |
|
|
|c 151122
|d 151122
|