|
|
|
|
LEADER |
01170nam a2200241 a 4500 |
001 |
GR-Antirio711 |
008 |
090414s2004 mau b 001 0 eng|c |
020 |
|
|
|a 0262162245
|
040 |
|
|
|a GrPaTEI
|b gre
|c GR-PaULI
|
082 |
|
0 |
|a 621.395
|2 22
|
100 |
1 |
|
|a Pedroni, Volnei A.
|
245 |
1 |
0 |
|a Circuit design with VHDL /
|c Pedroni, Volnei A.
|
260 |
|
|
|a Cambridge, Mass. :
|b MIT Press,
|c c 2004.
|
300 |
|
|
|a xii, 363 σ. :
|b εικ. ;
|c 24 εκ.
|
504 |
|
|
|a Περιλαμβάνει βιβλιογραφίες και ευρετήριο.
|
650 |
|
0 |
|a Electronic circuit design.
|
650 |
|
0 |
|a System design.
|
650 |
|
0 |
|a VHDL (Computer hardware description language)
|
942 |
|
|
|2 ddc
|
952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_395000000000000_PED
|7 0
|9 262037
|a LISK-2
|b LISK-2
|c BSC
|d 2021-01-17
|e 24
|f 0
|g 0.00
|l 0
|o 621.395 PED
|p 2430000007009
|r 2021-01-17 00:00:00
|t 1
|w 2021-01-17
|y BK15
|x 20090414 0 1
|x GrPaTEI - Antirrio
|
952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_395000000000000_PED
|7 0
|9 262038
|a LISK-2
|b LISK-2
|c BSC
|d 2021-01-17
|e 24
|f 0
|g 0.00
|l 0
|o 621.395 PED
|p 2430000007010
|r 2021-01-17 00:00:00
|t 1
|w 2021-01-17
|y BK15
|x 20090414 0 1
|x GrPaTEI - Antirrio
|
971 |
|
|
|a .b25705106
|b 15-04-20
|c 12-09-16
|
999 |
|
|
|c 151155
|d 151155
|