Skip to content
VuFind
  • Language
    • English
    • Ελληνικά
Advanced
  • Search
  • Interconnect Noise Optimizatio...
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to EndNoteWeb
    • Export to BibTeX
    • Export to RIS
  • Permanent link
Interconnect Noise Optimization in Nanometer Technologies

Interconnect Noise Optimization in Nanometer Technologies

Show other versions (1)
Bibliographic Details
Main Author: Elgamel, Mohamed A.
Other Authors: Bayoumi, Magdy A.
Format: Electronic Kit Book
Language:English
Published: Boston, MA Springer Science+Business Media, Inc. 2006
Subjects:
Engineering
Computer engineering
Computer aided design
Systems engineering
Computer hardware
Electronic and Computer Engineering
Computer-Aided Engineering (CAD, CAE) and Design
Circuits and Systems
Computer Hardware
Online Access:http://dx.doi.org/10.1007/0-387-29366-3
  • Holdings
  • Description
  • Other Versions (1)
  • Similar Items
  • Staff View
Description
Physical Description:v.: digital
ISBN:9780387293660

Similar Items

  • SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling
    by: Sutherland, Stuart
    Published: (2006)
  • Systemverilog for Verification A Guide to Learning the Testbench Language Features
    by: Spear, Chris
    Published: (2006)
  • Scalable Hardware Verification with Symbolic Simulation
    by: Bertacco, Valeria
    Published: (2006)
  • Leakage in Nanometer CMOS Technologies
    by: Narendra, Siva G.
    Published: (2006)
  • CMOS Current-Mode Circuits for Data Communications
    by: Yuan, Fei
    Published: (2007)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels

Need Help?

  • Search Tips
  • Ask a Librarian
Βιβλιοθήκη & Κέντρο Πληροφόρησης | Πανεπιστήμιο Πατρών

Εικονίδιο Facebook Εικονίδιο Twitter Εικονίδιο Soundcloud