Text this: SystemVerilog for Design