SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling
Main Author: | Sutherland, Stuart |
---|---|
Other Authors: | Davidmann, Simon, Flake, Peter |
Format: | Electronic Kit Book |
Language: | English |
Published: |
Boston, MA
Springer Science+Business Media, LLC
2006
|
Edition: | Second Edition |
Subjects: | |
Online Access: | http://dx.doi.org/10.1007/0-387-36495-1 |
Similar Items
-
Systemverilog for Verification A Guide to Learning the Testbench Language Features
by: Spear, Chris
Published: (2006) -
Scalable Hardware Verification with Symbolic Simulation
by: Bertacco, Valeria
Published: (2006) -
Interconnect Noise Optimization in Nanometer Technologies
by: Elgamel, Mohamed A.
Published: (2006) -
CMOS Current-Mode Circuits for Data Communications
by: Yuan, Fei
Published: (2007) -
Leakage in Nanometer CMOS Technologies
by: Narendra, Siva G.
Published: (2006)