|
|
|
|
| LEADER |
01358nom a2200385 u 4500 |
| 001 |
10073202 |
| 003 |
upatras |
| 005 |
20210117201748.0 |
| 008 |
090513s2006 eng |
| 020 |
|
|
|a 9781402047589
|
| 040 |
|
|
|a GR-PaULI
|c GR-PaULI
|
| 041 |
0 |
|
|a eng
|
| 100 |
1 |
|
|a DasGupta, Pallab
|9 72052
|
| 245 |
1 |
0 |
|a A Roadmap for Formal Property Verification
|h [electronic resource]
|c by Pallab DasGupta
|
| 260 |
|
|
|a Dordrecht
|b Springer
|c 2006
|
| 300 |
|
|
|b v.: digital
|
| 650 |
|
4 |
|a Engineering
|9 17712
|
| 650 |
|
4 |
|a Computer engineering
|9 24296
|
| 650 |
|
4 |
|a Electronics
|9 15695
|
| 650 |
|
4 |
|a Logic design
|9 64563
|
| 650 |
|
4 |
|a Computer science
|9 13995
|
| 650 |
|
4 |
|a Computer aided design
|9 24299
|
| 650 |
|
4 |
|a Systems engineering
|9 64844
|
| 650 |
|
4 |
|a Engineering
|9 17712
|
| 650 |
|
4 |
|a Electronic and Computer Engineering
|9 64855
|
| 650 |
|
4 |
|a Electronics and Microelectronics, Instrumentation
|9 64430
|
| 650 |
|
4 |
|a Logic Design
|9 67706
|
| 650 |
|
4 |
|a Mathematical Logic and Formal Languages
|9 67086
|
| 650 |
|
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design
|9 64865
|
| 650 |
|
4 |
|a Circuits and Systems
|9 24301
|
| 852 |
|
|
|a GR-PaULI
|b ΠΑΤΡΑ
|b ΒΚΠ
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-1-4020-4758-9
|
| 942 |
|
|
|2 ddc
|
| 952 |
|
|
|0 0
|1 0
|4 0
|7 0
|9 74658
|a LISP
|b LISP
|d 2016-04-24
|l 0
|r 2016-04-24 00:00:00
|w 2016-04-24
|y ERS
|
| 999 |
|
|
|c 49447
|d 49447
|
