Text this: High level synthesis of ASICs under timing and synchronization constraints