Logic Minimization Algorithms for VLSI Synthesis
Main Authors: | Brayton, Robert K. (Author), Hachtel, Gary D. (Author) |
---|---|
Format: | Book |
Language: | English |
Published: |
Boston
Kluwer Academic Publishers
c1984
|
Series: | Kluwer International Series in Engineering and Computer Science
|
Subjects: |
Similar Items
-
VLSI Specification, Verification and Synthesis
Published: (1988) -
VLSI Technology
Published: (1988) -
Digital VLSI Systems
Published: (1985) -
High-Level Test synthesis of digial VLSI Circuits
by: Tien-Chien Lee, Mike
Published: (1997) -
Area-Efficient VLSI Computation
by: Leiserson, Charles E.
Published: (1983)