Logic Testing and Design for Testability
Main Author: | Fujiwara, Hideo (Author) |
---|---|
Format: | Book |
Language: | English |
Published: |
Cambridge Mass.
Massachusetts Institute of Technology Cambridge Mass.
c1985
|
Series: | MIT Press Series in Computer Systems
|
Subjects: |
Similar Items
-
Digital circuit testing and testability
Published: (1997) -
Built-in test for VLSI: preudorandom techniques
by: Bardell, Paul H., et al.
Published: (1987) -
Logic Minimization Algorithms for VLSI Synthesis
by: Brayton, Robert K., et al.
Published: (1984) -
Design of VLSI Systems A Practical Introduction
by: Brackenbury, Linda E.
Published: (1987) -
VLSI circuit layout: theory and design
Published: (1985)