|
|
|
|
| LEADER |
01045nam a2200277 u 4500 |
| 001 |
10008046 |
| 003 |
upatras |
| 005 |
20210117204033.0 |
| 008 |
881025s1994 us eng |
| 020 |
|
|
|a 0471571229
|
| 040 |
|
|
|a GR-PaULI
|c GR-PaULI
|
| 041 |
0 |
|
|a eng
|
| 082 |
0 |
4 |
|a 621.395
|
| 100 |
1 |
|
|a Goel, Ashok K.
|9 100792
|
| 245 |
1 |
0 |
|a High speed VLSI interconnections
|b modeling, analysis, and simulation
|c Ashok K. Goel
|
| 260 |
|
|
|a New York
|b John Wiley & Sons
|c 1994
|
| 300 |
|
|
|a xx, 622 p.
|b fig.
|c 24 cm
|
| 490 |
0 |
|
|a Wiley series in microwave and optical engineering
|
| 505 |
1 |
|
|a Includes references, index, appendix
|
| 650 |
|
4 |
|a CMOS VLSI
|9 30135
|
| 650 |
|
4 |
|a VLSI
|9 24366
|
| 760 |
1 |
|
|a Wiley series in microwave and optical engineering
|
| 852 |
|
|
|a GR-PaULI
|b ΠΑΤΡΑ
|b ΒΚΠ
|b ΒΣ1
|k ΑΣΧΞ
|h 621.395 G
|m 17942
|p 025000098485
|t 1
|
| 942 |
|
|
|2 ddc
|c BK15
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 621_395000000000000_G
|7 0
|9 133223
|a LISP
|b LISP
|c BSC
|d 2016-04-24
|i 17942
|l 0
|o 621.395 G
|p 025000098485
|r 2016-04-24 00:00:00
|t 1
|w 2016-04-24
|y BK15
|
| 999 |
|
|
|c 87265
|d 87265
|
