Text this: Logic minimization algorithms for VLSI synthesis