Text this: Reconfigurable CPU Cache Memory Design:Fault Tolerance and Performance Evaluation. C.T.I. [Technical Report] TR 95.1.5