High-Level Test synthesis of digial VLSI Circuits
Main Author: | Tien-Chien Lee, Mike (Author) |
---|---|
Format: | Book |
Language: | English |
Published: |
Boston
Artech House
c1997
|
Subjects: |
Similar Items
-
Hierarchical Modeling for VLSI Circuit Testing
Published: (1990) -
Digital circuit testing and testability
Published: (1997) -
Digital integrated circuits A design prspective
by: Rabaey, Jan M.
Published: (1996) -
VLSI Specification, Verification and Synthesis
Published: (1988) -
Logic Minimization Algorithms for VLSI Synthesis
by: Brayton, Robert K., et al.
Published: (1984)