|
|
|
|
| LEADER |
01357nam a2200265 u 4500 |
| 001 |
10107002 |
| 003 |
upatras |
| 005 |
20210910113259.0 |
| 008 |
040624s |
| 952 |
|
|
|0 0
|1 0
|4 0
|6 621_381000000000000_5_NEK
|7 0
|9 142178
|a CEID
|b CEID
|d 2016-04-24
|l 0
|o 621.381 5 NEK
|r 2016-04-24 00:00:00
|t 1
|w 2016-04-24
|
| 999 |
|
|
|c 93016
|d 93016
|
| 020 |
|
|
|a 0130338575
|
| 040 |
|
|
|c GR-PaULI
|
| 082 |
0 |
4 |
|a 621.381 5 NEK
|
| 245 |
1 |
0 |
|a From ASICs to SOCs
|b A Practical Approach
|c Farzad Nekoogar, Faranak Nekoogar
|
| 260 |
|
|
|a Upper Saddle River, NJ
|b Prentice Hall
|c c2003
|
| 300 |
|
|
|a xxii,188p.
|b fig.,tabl.
|
| 490 |
1 |
|
|a Prentice Hall Modern Semiconductor Design Series
|
| 504 |
|
|
|a περιέχει βιβλιογραφικές αναφορές, γλωσσάρι : σσ. 173 - 182, ευρετήριο : σσ. 183 - 188
|
| 505 |
1 |
|
|a Contents : List of Abbreviations, Preface, Acknowledgments, 1. Introduction , 2. Overview of ASICs, 3. SOC Design and Verification, 4. Physical Design, 5. Low-Power Design, A. Low-Power Design Tools, B. Open Core Protocol (OCP), C : Phase-Locked Loops (PLLs), Glossary, Index
|
| 650 |
|
4 |
|a Ολοκληρωμένα κυκλώματα
|9 117392
|
| 700 |
1 |
|
|a Nekoogar, Farzad
|4 aut
|9 100234
|
| 700 |
1 |
|
|a Nekoogar, Faranak
|4 aut
|9 127741
|
| 852 |
|
|
|a GR-PaULI
|b ΠΑΤΡΑ
|b ΤΜΗΥΠ
|h 621.381 5 NEK
|t 1
|
| 942 |
|
|
|2 ddc
|c BK
|
