|
|
|
|
| LEADER |
02566nam a2200289 u 4500 |
| 001 |
10107118 |
| 003 |
upatras |
| 005 |
20220131152219.0 |
| 008 |
050111s2003 njua eng |
| 952 |
|
|
|0 0
|1 0
|2 ddc
|4 0
|6 621_395000000000000_RAB
|7 0
|8 NFIC
|9 142573
|a LISP
|b LISP
|c ALFe
|d 2016-04-24
|l 0
|o 621.395 RAB
|p 025000281061
|r 2016-04-24 00:00:00
|t 1
|w 2016-04-24
|y BK15
|x Μεταφορά από Τμ. Μηχανικών ΗΥ & Πληροφορικής
|
| 999 |
|
|
|c 93247
|d 93247
|
| 020 |
|
|
|a 0131207644
|
| 040 |
|
|
|a Ινστιτούτο Τεχνολογίας Υπολογιστών
|c Ινστιτούτο Τεχνολογίας Υπολογιστών
|
| 082 |
0 |
4 |
|a 621.395
|
| 100 |
1 |
|
|9 68036
|a Rabaey, Jan M.
|e συγγραφέας
|
| 245 |
1 |
0 |
|a Digital integrated circuits :
|b a design perspective /
|c Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić.
|
| 250 |
|
|
|a 2nd ed.
|
| 260 |
|
|
|a Upper Saddle River :
|b Prentice Hall,
|c c2003.
|
| 300 |
|
|
|a xxvii, 761 σ. :
|b εικ. ;
|c 25 εκ.
|
| 490 |
0 |
|
|a Prentice Hall electronics and VLSI series.
|
| 504 |
|
|
|a Περιλαμβάνει βιβλιογραφικές παραπομπές και ευρετήριο.
|
| 505 |
1 |
|
|a Preface
|a Part 1: The Fabrics
|a Chapter 1: Introduction
|a Chapter 2 : The Manufacturing Process
|a Design Methodology Insert A IC LAYOUT
|a Chapter 3 : The Devices
|a Design Methodology Insert B Circuit Simulation
|a Chapter 4 : The Wire
|a Part 2 : A Circuit Perspective
|a Chapter 5 : The CMOS Inverter
|a Chapter 6 : Designing Combinational Logic Gates in CMOS
|a Design Methodology Insert C How to Simulate Complex
|a Design Methodology Insert D Layout Techniques for Complex Gates
|a Chapter 7 : Designing Sequential Logic Circuits
|a Part 3 : A System Perspective
|a Chapter 8 : Implementation Strategies for Digital ICS
|a Design Methodology Insert E Characterizing Logic and Sequential Cells
|a Design Methodology Insert F Design Synthesis
|a Chapter 9 : Coping with Interconnect
|a Chapter 10 : Timing Issues in Digital Circuits
|a Design Methodology Insert G Design Verification
|a Chapter 11: Designing Arithmetic Building Blocks
|a Chapter 12 : Designing Memory and Array Structures
|a Design Methodology Insert H Validation and Test of Manufactured Circuits
|a Problem Solutions
|a Index
|
| 650 |
|
4 |
|a Ψηφιακά ολοκληρωμένα κυκλώματα
|9 136117
|x Σχέδιο και κατασκευή
|
| 700 |
1 |
|
|a Chandrakasan, Anantha
|9 71629
|e συγγραφέας
|
| 700 |
1 |
|
|a Nikolić, Borivoje
|9 93010
|e συγγραφέας
|
| 852 |
|
|
|a GR-PaULI
|b ΠΑΤΡΑ
|b ΤΜΗΥΠ
|h 621.395 RAB
|t 1
|
| 942 |
|
|
|2 ddc
|c BK
|