System-on-a-Chip Verification Methodology and Techniques /
System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level...
| Main Authors: | Rashinkar, Prakash (Author), Paterson, Peter (Author), Singh, Leena (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2002.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout
by: Singh, Leena, et al.
Published: (2004) -
Constraint-Based Verification
by: Yuan, Jun, et al.
Published: (2006) -
Reuse Methodology Manual for System-on-a-Chip Designs
by: Keating, Michael, et al.
Published: (2002) -
Functional Verification Coverage Measurement and Analysis
by: Piziali, Andrew
Published: (2008) -
Advanced ASIC Chip Synthesis Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®
by: Bhatnagar, Himanshu
Published: (2002)