Advanced ASIC Chip Synthesis Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In...
| Main Author: | Bhatnagar, Himanshu (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2002.
|
| Edition: | Second Edition. |
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design /
by: Chinnery, David, et al.
Published: (2002) -
System-on-a-Chip Verification Methodology and Techniques /
by: Rashinkar, Prakash, et al.
Published: (2002) -
Substrate Noise Coupling in Mixed-Signal ASICs
Published: (2003) -
Reuse Methodology Manual for System-on-a-Chip Designs
by: Keating, Michael, et al.
Published: (2002) -
C Compilers for ASIPs Automatic Compiler Generation with LISA /
by: Hohenauer, Manuel, et al.
Published: (2010)