Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology.
Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a...
Κύριος συγγραφέας: | Reinhardt, Michael (Συγγραφέας) |
---|---|
Συλλογικό Έργο: | RUBICAD Corporation (Συγγραφέας), SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Boston, MA :
Springer US,
2002.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Mixed-Signal Layout Generation Concepts
ανά: Lin, Chieh, κ.ά.
Έκδοση: (2005) -
Direct Transistor-level Layout for Digital Blocks
ανά: Gopalakrishnan, Prakash, κ.ά.
Έκδοση: (2005) -
Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design
ανά: Mo, Fan, κ.ά.
Έκδοση: (2004) -
Static Crosstalk-Noise Analysis For Deep Sub-Micron Digital Designs /
ανά: Chen, Pinhong, κ.ά.
Έκδοση: (2004) -
Reuse Methodology Manual for System-on-a-Chip Designs
ανά: Keating, Michael, κ.ά.
Έκδοση: (2002)