Automatic Layout Modification Including design reuse of the Alpha CPU in 0.13 micron SOI technology.
Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a...
| Main Author: | Reinhardt, Michael (Author) |
|---|---|
| Corporate Authors: | RUBICAD Corporation (Author), SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2002.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Direct Transistor-level Layout for Digital Blocks
by: Gopalakrishnan, Prakash, et al.
Published: (2005) -
Mixed-Signal Layout Generation Concepts
by: Lin, Chieh, et al.
Published: (2005) -
Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design
by: Mo, Fan, et al.
Published: (2004) -
Static Crosstalk-Noise Analysis For Deep Sub-Micron Digital Designs /
by: Chen, Pinhong, et al.
Published: (2004) -
Reuse Methodology Manual for System-on-a-Chip Designs
by: Keating, Michael, et al.
Published: (2002)