Logic Synthesis and Verification Algorithms
Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. Logic Synthesis...
Κύριοι συγγραφείς: | Hachtel, Gary D. (Συγγραφέας), Somenzi, Fabio (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Boston, MA :
Springer US,
1996.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
A Roadmap for Formal Property Verification
ανά: DasGupta, Pallab
Έκδοση: (2006) -
System-on-a-Chip Verification Methodology and Techniques /
ανά: Rashinkar, Prakash, κ.ά.
Έκδοση: (2002) -
Abstraction Refinement for Large Scale Model Checking
ανά: Wang, Chao, κ.ά.
Έκδοση: (2006) -
Taxonomies for the Development and Verification of Digital Systems
Έκδοση: (2005) -
Verification by Error Modeling Using Testing Techniques in Hardware Verification /
ανά: Radecka, Katarzyna, κ.ά.
Έκδοση: (2003)