IC Interconnect Analysis

As integrated circuit (IC) feature sizes scaled below a quarter of a micron, thereby defining the deep submicron (DSM) era, there began a gradual shift in the impact on performance due to the metal interconnections among the active circuit components. Once viewed as merely parasitics in terms of the...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Celik, Mustafa (Συγγραφέας), Pileggi, Lawrence (Συγγραφέας), Odabasioglu, Altan (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Boston, MA : Springer US, 2002.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03357nam a22004935i 4500
001 978-0-306-47971-7
003 DE-He213
005 20151204185512.0
007 cr nn 008mamaa
008 100301s2002 xxu| s |||| 0|eng d
020 |a 9780306479717  |9 978-0-306-47971-7 
024 7 |a 10.1007/b101921  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 |a Celik, Mustafa.  |e author. 
245 1 0 |a IC Interconnect Analysis  |h [electronic resource] /  |c by Mustafa Celik, Lawrence Pileggi, Altan Odabasioglu. 
264 1 |a Boston, MA :  |b Springer US,  |c 2002. 
300 |a X, 310 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a The Elmore Delay -- Higher-Order RC(L) Delay Metrics -- Asymptotic Waveform Evaluation -- Moment Generation -- Passive Reduced-Order Multiport Models -- Interfacing with SPICE -- Interfacing Interconnect and Gate-Delay Models. 
520 |a As integrated circuit (IC) feature sizes scaled below a quarter of a micron, thereby defining the deep submicron (DSM) era, there began a gradual shift in the impact on performance due to the metal interconnections among the active circuit components. Once viewed as merely parasitics in terms of their relevance to the overall circuit behavior, the interconnect can now have a dominant impact on the IC area and performance. Beginning in the late 1980's there was significant research toward better modeling and characterization of the resistance, capacitance and ultimately the inductance of on-chip interconnect. IC Interconnect Analysis covers the state-of-the-art methods for modeling and analyzing IC interconnect based on the past fifteen years of research. This is done at a level suitable for most practitioners who work in the semiconductor and electronic design automation fields, but also includes significant depth for the research professionals who will ultimately extend this work into other areas and applications. IC Interconnect Analysis begins with an in-depth coverage of delay metrics, including the ubiquitous Elmore delay and its many variations. This is followed by an outline of moment matching methods, calculating moments efficiently, and Krylov subspace methods for model order reduction. The final two chapters describe how to interface these reduced-order models to circuit simulators and gate-level timing analyzers respectively. IC Interconnect Analysis is written for CAD tool developers, IC designers and graduate students. 
650 0 |a Engineering. 
650 0 |a Computer-aided engineering. 
650 0 |a Electrical engineering. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Electrical Engineering. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Pileggi, Lawrence.  |e author. 
700 1 |a Odabasioglu, Altan.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781402070754 
856 4 0 |u http://dx.doi.org/10.1007/b101921  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
912 |a ZDB-2-BAE 
950 |a Engineering (Springer-11647)