High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test

Are memory applications more critical than they have been in the past? Yes, but even more critical is the number of designs and the sheer number of bits on each design. It is assured that catastrophes, which were avoided in the past because memories were small, will easily occur if the design and te...

Full description

Bibliographic Details
Main Author: Adams, R. Dean (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic eBook
Language:English
Published: Boston, MA : Springer US, 2003.
Series:Frontiers in Electronic Testing, 22A
Subjects:
Online Access:Full Text via HEAL-Link
LEADER 02803nam a22004935i 4500
001 978-0-306-47972-4
003 DE-He213
005 20151204162621.0
007 cr nn 008mamaa
008 100301s2003 xxu| s |||| 0|eng d
020 |a 9780306479724  |9 978-0-306-47972-4 
024 7 |a 10.1007/b101876  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 |a Adams, R. Dean.  |e author. 
245 1 0 |a High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test  |h [electronic resource] /  |c by R. Dean Adams. 
264 1 |a Boston, MA :  |b Springer US,  |c 2003. 
300 |a XIV, 250 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Frontiers in Electronic Testing,  |x 0929-1296 ;  |v 22A 
505 0 |a Test of Memories -- Opening Pandora’s Box -- Static Random Access Memories -- Multi-Port Memories -- Silicon On Insulator Memories -- Content Addressable Memories -- Dynamic Random Access Memories -- Non-Volatile Memories -- Memory Testing -- Memory Faults -- Memory Patterns -- Memory Self Test -- BIST Concepts -- State Machine BIST -- Micro-Code BIST -- BIST and Redundancy -- Design For Test and BIST -- Conclusions. 
520 |a Are memory applications more critical than they have been in the past? Yes, but even more critical is the number of designs and the sheer number of bits on each design. It is assured that catastrophes, which were avoided in the past because memories were small, will easily occur if the design and test engineers do not do their jobs very carefully. High Performance Memory Testing: Design Principles, Fault Modeling and Self Test is based on the author's 20 years of experience in memory design, memory reliability development and memory self test. High Performance Memory Testing: Design Principles, Fault Modeling and Self Test is written for the professional and the researcher to help them understand the memories that are being tested. 
650 0 |a Engineering. 
650 0 |a Computer-aided engineering. 
650 0 |a Electrical engineering. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Electrical Engineering. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781402072550 
830 0 |a Frontiers in Electronic Testing,  |x 0929-1296 ;  |v 22A 
856 4 0 |u http://dx.doi.org/10.1007/b101876  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
912 |a ZDB-2-BAE 
950 |a Engineering (Springer-11647)