Low-Voltage CMOS Log Companding Analog Design

Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSF...

Full description

Bibliographic Details
Main Authors: Serra-Graells, Francisco (Author), Rueda, Adoración (Author), Huertas, José L. (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic eBook
Language:English
Published: Boston, MA : Springer US, 2003.
Series:The International Series in Engineering and Computer Science, Analog Circuits and Signal Processing, 733
Subjects:
Online Access:Full Text via HEAL-Link
Table of Contents:
  • Mosfet Modeling for Companding
  • Amplification and AGC
  • Filtering
  • PTAT Generation
  • Pulse Duration Modulation
  • Dynamic Range
  • Industrial Application: Hearing Aids
  • Conclusions.