Low-Voltage CMOS Log Companding Analog Design
Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSF...
Main Authors: | , , |
---|---|
Corporate Author: | |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston, MA :
Springer US,
2003.
|
Series: | The International Series in Engineering and Computer Science, Analog Circuits and Signal Processing,
733 |
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Internet
Full Text via HEAL-LinkΒΚΠ - Πατρα: ALFd
Call Number: |
330.01 BAU |
---|---|
Copy 1 | Available |
ΒΚΠ - Πατρα: BSC
Call Number: |
330.01 BAU |
---|---|
Copy 2 | Available |
Copy 3 | Available |