Power-constrained Testing of VLSI Circuits
Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipati...
Κύριοι συγγραφείς: | Nicolici, Nicola (Συγγραφέας), Al-Hashimi, Bashir M. (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Boston, MA :
Springer US,
2003.
|
Σειρά: | Frontiers in Electronic Testing,
22B |
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Thermal and Power Management of Integrated Circuits
ανά: Vassighi, Arman, κ.ά.
Έκδοση: (2006) -
Clocking in Modern VLSI Systems
Έκδοση: (2009) -
Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits
Έκδοση: (2001) -
Routing Congestion in VLSI Circuits: Estimation and Optimization
ανά: Saxena, Prashant, κ.ά.
Έκδοση: (2007) -
High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test
ανά: Adams, R. Dean
Έκδοση: (2003)