Power-constrained Testing of VLSI Circuits
Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipati...
| Main Authors: | Nicolici, Nicola (Author), Al-Hashimi, Bashir M. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2003.
|
| Series: | Frontiers in Electronic Testing,
22B |
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Thermal and Power Management of Integrated Circuits
by: Vassighi, Arman, et al.
Published: (2006) -
Clocking in Modern VLSI Systems
Published: (2009) -
Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits
Published: (2001) -
Routing Congestion in VLSI Circuits: Estimation and Optimization
by: Saxena, Prashant, et al.
Published: (2007) -
High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test
by: Adams, R. Dean
Published: (2003)