Symbolic Analysis and Reduction of VLSI Circuits

The IC industry, including digital and analog circuit design houses, electrical design automation software vendors, library and IP providers, and foundries all face grand challenges in designing nanometer VLSI systems. The design productivity gap between nanometer VLSI technologies and today’s desig...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Qin, Zhanhai (Συγγραφέας), Tan, Sheldon X. D. (Συγγραφέας), Cheng, Chung-Kuan (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Boston, MA : Springer US, 2005.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03262nam a22004335i 4500
001 978-0-387-23905-7
003 DE-He213
005 20151204181356.0
007 cr nn 008mamaa
008 100301s2005 xxu| s |||| 0|eng d
020 |a 9780387239057  |9 978-0-387-23905-7 
024 7 |a 10.1007/b103124  |2 doi 
040 |d GrThAP 
050 4 |a TK1-9971 
072 7 |a THR  |2 bicssc 
072 7 |a TEC007000  |2 bisacsh 
082 0 4 |a 621.3  |2 23 
100 1 |a Qin, Zhanhai.  |e author. 
245 1 0 |a Symbolic Analysis and Reduction of VLSI Circuits  |h [electronic resource] /  |c by Zhanhai Qin, Sheldon X. D. Tan, Chung-Kuan Cheng. 
264 1 |a Boston, MA :  |b Springer US,  |c 2005. 
300 |a XXIV, 284 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Fundamentals -- Basics Of Circuit Analysis -- Linear VLSI Circuits -- Model-Order Reduction -- Generalized Y-? Transformation — Fundamental Theory -- Generalized Y-? Transformation — Advance Topics -- Y-? Transformation: Application I — Model Stabilization -- Y-? Transformation: Application II — Realizable Parasitic Reduction -- Analog VLSI Circuits -- Topological Analysis of Passive Networks -- Exact Symbolic Analysis Using Determinant Decision Diagrams -- S-Expanded Determinant Decision Diagrams for Symbolic Analysis -- DDD Based Approximation for Analog Behavioral Modeling -- Hierarchical Symbolic Analysis and Hierarchical Model Order Reduction. 
520 |a The IC industry, including digital and analog circuit design houses, electrical design automation software vendors, library and IP providers, and foundries all face grand challenges in designing nanometer VLSI systems. The design productivity gap between nanometer VLSI technologies and today’s design capabilities mainly comes from the exponentially growing complexity of VLSI systems due to relentless pushing for integration. The physical effects on the performance and reliability of these systems are becoming more pronounced. Efficient modeling and reduction of both the passive and active circuits is essential for hierarchical and IP-based reuse design paradigms. Symbolic Analysis and Reducation of VLSI Circuits presents the symbolic approach to the modeling and reduction of both the passive parasitic linear networks and active analog circuits. It reviews classic symbolic analysis methods and presents state-of-art developments for interconnect reduction and the behavioral modeling of active analog circuits. The text includes the most updated discoveries such as Y-Delta transformation and DDD-graph symbolic representation which allow analysis and modeling of much larger circuitry than ever before. 
650 0 |a Engineering. 
650 0 |a Electrical engineering. 
650 1 4 |a Engineering. 
650 2 4 |a Electrical Engineering. 
700 1 |a Tan, Sheldon X. D.  |e author. 
700 1 |a Cheng, Chung-Kuan.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9780387239040 
856 4 0 |u http://dx.doi.org/10.1007/b103124  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)