Verification Methodology Manual for SystemVerilog
Functional verification remains one of the single biggest challenges in the development of complex system-on-chip (SoC) devices. Despite the introduction of successive new technologies, the gap between design capability and verification confidence continues to widen. The biggest problem is that thes...
| Main Authors: | , , , |
|---|---|
| Corporate Author: | |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2006.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Search Result 1
Search Result 2