System Level Design of Reconfigurable Systems-on-Chip
System Level Design of Reconfigurable Systems-on-Chip provides insight in the challenges and difficulties encountered during the design of reconfigurable Systems-on-Chip (SoCs). Reconfiguration is becoming an important part of System-on-Chip design to cope with the increasing demands for simultaneou...
Corporate Author: | SpringerLink (Online service) |
---|---|
Other Authors: | Voros, Nikolaos S. (Editor), Masselos, Konstantinos (Editor) |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston, MA :
Springer US,
2005.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Real-Time Object Uniform Design Methodology with UML
Published: (2007) -
Verification Methodology Manual for SystemVerilog
by: Bergeron, Janick, et al.
Published: (2006) -
Optimized ASIP Synthesis from Architecture Description Language Models
by: Schliebusch, Oliver, et al.
Published: (2007) -
The Verillog® Hardware Description Language
by: Thomas, Donald E., et al.
Published: (2002) -
System Level Design of Reconfigurable Systems-on-Chip
by: Voros, Nikolaos S.
Published: (2005)