Design of Very High-Frequency Multirate Switched-Capacitor Circuits Extending the Boundaries of CMOS Analog Front-End Filtering /

Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dua...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: U, Seng-Pan (Συγγραφέας), Martins, Rui Paulo (Συγγραφέας), Franca, José Epifânio da (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Boston, MA : Springer US, 2006.
Σειρά:The International Series in Engineering and Computer Science, Analog Circuits and Signal Processing, 867
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 04512nam a22005655i 4500
001 978-0-387-26122-5
003 DE-He213
005 20151204165236.0
007 cr nn 008mamaa
008 100301s2006 xxu| s |||| 0|eng d
020 |a 9780387261225  |9 978-0-387-26122-5 
024 7 |a 10.1007/b136837  |2 doi 
040 |d GrThAP 
050 4 |a TK7800-8360 
050 4 |a TK7874-7874.9 
072 7 |a TJF  |2 bicssc 
072 7 |a TEC008000  |2 bisacsh 
072 7 |a TEC008070  |2 bisacsh 
082 0 4 |a 621.381  |2 23 
100 1 |a U, Seng-Pan.  |e author. 
245 1 0 |a Design of Very High-Frequency Multirate Switched-Capacitor Circuits  |h [electronic resource] :  |b Extending the Boundaries of CMOS Analog Front-End Filtering /  |c by Seng-Pan U, Rui Paulo Martins, José Epifânio da Franca. 
264 1 |a Boston, MA :  |b Springer US,  |c 2006. 
300 |a XXXII, 228 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a The International Series in Engineering and Computer Science, Analog Circuits and Signal Processing,  |x 0893-3405 ;  |v 867 
505 0 |a Improved Multirate Polyphase-Based Interpolation Structures -- Practical Multirate SC Circuit Design Considerations -- Gain- and Offset- Compensation for Multirate SC Circuits -- Design of a 108 MHz Multistage SC Video Interpolating Filter -- Design of a 320 MHz Frequency-Translated SC Bandpass Interpolating Filter -- Experimental Results -- Conclusions. 
520 |a Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed: -Optimum circuit architecture tradeoff analysis -Simple speed and power trade-off analysis of active elements -High-order filtering response accuracy with respect to capacitor-ratio mismatches -Time-interleaved effect with respect to gain and offset mismatch -Time-interleaved effect with respect to timing-skew and random jitter with non-uniformly holding -Stage noise analysis and allocation scheme -Substrate and supply noise reduction -Gain-and offset-compensation techniques -High-bandwidth low-power amplifier design and layout -Very low timing-skew multiphase generation Two tailor-made optimum design examples in CMOS are presented. The first one achieves a 3-stage 8-fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15-tap 57MHz SC FIR bandpass interpolating filter with 4-fold sampling rate increase to 320MHz and the first-time embedded frequency band up-translation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highest dynamic range under the lowest supply voltage when compared to the previously reported high-frequency SC filters in CMOS. 
650 0 |a Engineering. 
650 0 |a Engineering design. 
650 0 |a Electrical engineering. 
650 0 |a Electronics. 
650 0 |a Microelectronics. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Electrical Engineering. 
650 2 4 |a Engineering Design. 
700 1 |a Martins, Rui Paulo.  |e author. 
700 1 |a Franca, José Epifânio da.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9780387261218 
830 0 |a The International Series in Engineering and Computer Science, Analog Circuits and Signal Processing,  |x 0893-3405 ;  |v 867 
856 4 0 |u http://dx.doi.org/10.1007/b136837  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)