|
|
|
|
LEADER |
05089nam a22005655i 4500 |
001 |
978-0-387-28327-2 |
003 |
DE-He213 |
005 |
20151204180034.0 |
007 |
cr nn 008mamaa |
008 |
100301s2005 xxu| s |||| 0|eng d |
020 |
|
|
|a 9780387283272
|9 978-0-387-28327-2
|
024 |
7 |
|
|a 10.1007/0-387-28327-7
|2 doi
|
040 |
|
|
|d GrThAP
|
050 |
|
4 |
|a TJ212-225
|
072 |
|
7 |
|a TJFM
|2 bicssc
|
072 |
|
7 |
|a TEC004000
|2 bisacsh
|
082 |
0 |
4 |
|a 629.8
|2 23
|
100 |
1 |
|
|a Adamski, Marian Andrzej.
|e author.
|
245 |
1 |
0 |
|a Design of Embedded Control Systems
|h [electronic resource] /
|c by Marian Andrzej Adamski, Andrei Karatkevich, Marek Wegrzyn.
|
264 |
|
1 |
|a Boston, MA :
|b Springer US,
|c 2005.
|
300 |
|
|
|a XI, 267 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a Specification of Concurrent Embedded Control Systems -- Using Sequents for Description of Concurrent Digital Systems Behavior -- Formal Logic Design of Reprogrammable Controllers -- Hierarchical Petri Nets for Digital Controller Design -- Analysis and Verification of Discrete-Event Systems -- WCET Prediction for Embedded Processors Using an ADL -- Verification of Control Paths Using Petri Nets -- Memory-Saving Analysis of Petri Nets -- Symbolic State Exploration of UML Statecharts for Hardware Description -- Calculating State Spaces of Hierarchical Petri Nets Using BDD -- A New Approach to Simulation of Concurrent Controllers -- Synthesis of Concurrent Embedded Control Systems -- Optimal State Assignment of Synchronous Parallel Automata -- Optimal State Assignment of Asynchronous Parallel Automata -- Design of Embedded Control Systems Using Hybrid Petri Nets -- Implementation of Discrete-Event Systems in Programmable Logic -- Structuring Mechanisms in Petri Net Models -- Implementing a Petri Net Specification in a FPGA Using VHDL -- Finite State Machine Implementation in FPGAs -- Block Synthesis of Combinational Circuits -- The Influence of Functional Decomposition on Modern Digital Design Process -- System Engineering for Embedded Systems -- Development of Embedded Systems Using Oort -- Optimizing Communication Architectures for Parallel Embedded Systems -- Remarks on Parallel Bit-Byte CPU Structures of the Programmable Logic Controller -- FPGA Implementation of Positional Filters -- A Methodology for Developing IP Cores that Replace Obsolete ICS.
|
520 |
|
|
|a A set of original results in the ?eld of high-level design of logical control devices and systems is presented in this book. These concern different aspects of such important and long-term design problems, including the following, which seem to be the main ones. First, the behavior of a device under design must be described properly, and some adequate formal language should be chosen for that. Second, effective algorithmsshouldbeusedforcheckingtheprepareddescriptionforcorrectness, foritssyntacticandsemanticveri?cationattheinitialbehaviorlevel.Third,the problem of logic circuit implementation must be solved using some concrete technological base; ef?cient methods of logic synthesis, test, and veri?cation should be developed for that. Fourth, the task of the communication between the control device and controlled objects (and maybe between different control devices)waitsforitssolution.Alltheseproblemsarehardenoughandcannotbe successfully solved without ef?cient methods and algorithms oriented toward computer implementation. Some of these are described in this book. The languages used for behavior description have been descended usually from two well-known abstract models which became classic: Petri nets and ?nite state machines (FSMs). Anyhow, more detailed versions are developed and described in the book, which enable to give more complete information concerningspeci?cqualitiesoftheregardedsystems.Forexample,themodelof parallelautomatonispresented,whichunliketheconventional?niteautomaton can be placed simultaneously into several places, calledpartial. As a base for circuit implementation of control algorithms, FPGA is accepted in majority of cases.
|
650 |
|
0 |
|a Engineering.
|
650 |
|
0 |
|a Microprogramming.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Computer-aided engineering.
|
650 |
|
0 |
|a Control engineering.
|
650 |
|
0 |
|a Robotics.
|
650 |
|
0 |
|a Mechatronics.
|
650 |
|
0 |
|a Electrical engineering.
|
650 |
1 |
4 |
|a Engineering.
|
650 |
2 |
4 |
|a Control.
|
650 |
2 |
4 |
|a Electrical Engineering.
|
650 |
2 |
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design.
|
650 |
2 |
4 |
|a Control, Robotics, Mechatronics.
|
650 |
2 |
4 |
|a Control Structures and Microprogramming.
|
650 |
2 |
4 |
|a Processor Architectures.
|
700 |
1 |
|
|a Karatkevich, Andrei.
|e author.
|
700 |
1 |
|
|a Wegrzyn, Marek.
|e author.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9780387236308
|
856 |
4 |
0 |
|u http://dx.doi.org/10.1007/0-387-28327-7
|z Full Text via HEAL-Link
|
912 |
|
|
|a ZDB-2-ENG
|
950 |
|
|
|a Engineering (Springer-11647)
|