Interconnect Noise Optimization in Nanometer Technologies
Interconnect has become the dominating factor in determining system performance in nanometer technologies. Dedicated to this subject, Interconnect Noise Optimization in Nanometer Technologies provides insight and intuition into layout analysis and optimization for interconnect in high speed, high co...
| Main Authors: | Elgamel, Mohamed A. (Author), Bayoumi, Magdy A. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2006.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Interconnect Noise Optimization in Nanometer Technologies
by: Elgamel, Mohamed A.
Published: (2006) -
Leakage in Nanometer CMOS Technologies
by: Narendra, Siva G., et al.
Published: (2006) -
Principles of Verifiable RTL Design A Functional Coding Style Supporting Verification Processes in Verilog /
by: Bening, Lionel, et al.
Published: (2000) -
Verilog® Quickstart A Practical Guide to Simulation and Synthesis in Verilog /
by: Lee, James M.
Published: (1999) -
Principles of Verifiable RTL Design A functional coding style supporting verification processes in Verilog /
by: Bening, Lionel, et al.
Published: (2001)