Writing Testbenches using System Verilog

Verification is too often approached in an ad hoc fashion. Visually inspecting simulation results is no longer feasible and the directed test-case methodology is reaching its limit. Moore's Law demands a productivity revolution in functional verification methodology. Writing Testbenches Using S...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριος συγγραφέας: Bergeron, Janick (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Boston, MA : Springer US : Imprint: Springer, 2006.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03189nam a22005055i 4500
001 978-0-387-31275-0
003 DE-He213
005 20151204162249.0
007 cr nn 008mamaa
008 100301s2006 xxu| s |||| 0|eng d
020 |a 9780387312750  |9 978-0-387-31275-0 
024 7 |a 10.1007/0-387-31275-7  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 |a Bergeron, Janick.  |e author. 
245 1 0 |a Writing Testbenches using System Verilog  |h [electronic resource] /  |c by Janick Bergeron. 
264 1 |a Boston, MA :  |b Springer US :  |b Imprint: Springer,  |c 2006. 
300 |a XXVI, 412 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a What is Verification? -- Verification Technologies -- The Verification Plan -- High-Level Modeling -- Stimulus and Response -- Architecting Testbenches -- Simulation Management. 
520 |a Verification is too often approached in an ad hoc fashion. Visually inspecting simulation results is no longer feasible and the directed test-case methodology is reaching its limit. Moore's Law demands a productivity revolution in functional verification methodology. Writing Testbenches Using SystemVerilog offers a clear blueprint of a verification process that aims for first-time success using the SystemVerilog language. From simulators to source management tools, from specification to functional coverage, from I's and O's to high-level abstractions, from interfaces to bus-functional models, from transactions to self-checking testbenches, from directed testcases to constrained random generators, from behavioral models to regression suites, this book covers it all. Writing Testbenches Using SystemVerilog presents many of the functional verification features that were added to the Verilog language as part of SystemVerilog. Interfaces, virtual modports, classes, program blocks, clocking blocks and others SystemVerilog features are introduced within a coherent verification methodology and usage model. Writing Testbenches Using SystemVerilog introduces the reader to all elements of a modern, scalable verification methodology. It is an introduction and prelude to the verification methodology detailed in the Verification Methodology Manual for SystemVerilog. 
650 0 |a Engineering. 
650 0 |a Computer-aided engineering. 
650 0 |a Quality control. 
650 0 |a Reliability. 
650 0 |a Industrial safety. 
650 0 |a Electrical engineering. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
650 2 4 |a Electrical Engineering. 
650 2 4 |a Quality Control, Reliability, Safety and Risk. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9780387292212 
856 4 0 |u http://dx.doi.org/10.1007/0-387-31275-7  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)