The g m /I D Methodology, A Sizing Tool for Low-voltage Analog CMOS Circuits The semi-empirical and compact model approaches /
How to determine transistor sizes and currents when the supply voltages of analog CMOS circuits do not exceed 1.2V and transistors operate in weak, moderate or strong inversion? The gm/ID methodology offers a solution provided a reference transconductance over drain current ratio is available. The r...
| Main Author: | Jespers, Paul (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2010.
|
| Series: | Analog Circuits and Signal Processing
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Low Power VCO Design in CMOS
by: Tiebout, Marc
Published: (2006) -
Time-to-Digital Converters
by: Henzler, Stephan
Published: (2010) -
ESD Protection Device and Circuit Design for Advanced CMOS Technologies
by: Semenov, Oleg, et al.
Published: (2008) -
Physics of Semiconductor Devices
by: Colinge, J. P., et al.
Published: (2002) -
Cellular Nanoscale Sensory Wave Computing
Published: (2010)