Creating Assertion-Based IP
Assertion-based IP is much more than a comprehensive set of related assertions. It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors. Upon detecting interesting or incorrect behavior, the assertion-b...
| Main Authors: | Foster, Harry D. (Author), Krolnik, Adam C. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2008.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Assertion-Based Design
by: Foster, Harry, et al.
Published: (2005) -
Constraint-Based Verification
by: Yuan, Jun, et al.
Published: (2006) -
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout
by: Singh, Leena, et al.
Published: (2004) -
Principles of Verifiable RTL Design A Functional Coding Style Supporting Verification Processes in Verilog /
by: Bening, Lionel, et al.
Published: (2000) -
Principles of Verifiable RTL Design A functional coding style supporting verification processes in Verilog /
by: Bening, Lionel, et al.
Published: (2001)