SAT-Based Scalable Formal Verification Solutions
Functional verification has become an important aspect of the chip design process. Significant resources, both in industry and academia, are devoted to the design complexity and verification endeavors. SAT-Based Scalable Formal Verification Solutions discusses in detail several of the latest and int...
| Main Authors: | Ganai, Malay K. (Author), Gupta, Aarti (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2007.
|
| Series: | Series on Integrated Circuits and Systems,
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Scalable Hardware Verification with Symbolic Simulation
by: Bertacco, Valeria
Published: (2006) -
Constraint-Based Verification
by: Yuan, Jun, et al.
Published: (2006) -
Scalable Techniques for Formal Verification
by: Ray, Sandip
Published: (2010) -
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout
by: Singh, Leena, et al.
Published: (2004) -
The e Hardware Verification Language
by: Iman, Sasan, et al.
Published: (2004)