SAT-Based Scalable Formal Verification Solutions
Functional verification has become an important aspect of the chip design process. Significant resources, both in industry and academia, are devoted to the design complexity and verification endeavors. SAT-Based Scalable Formal Verification Solutions discusses in detail several of the latest and int...
Κύριοι συγγραφείς: | Ganai, Malay K. (Συγγραφέας), Gupta, Aarti (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Boston, MA :
Springer US,
2007.
|
Σειρά: | Series on Integrated Circuits and Systems,
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Scalable Hardware Verification with Symbolic Simulation
ανά: Bertacco, Valeria
Έκδοση: (2006) -
Constraint-Based Verification
ανά: Yuan, Jun, κ.ά.
Έκδοση: (2006) -
Scalable Techniques for Formal Verification
ανά: Ray, Sandip
Έκδοση: (2010) -
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout
ανά: Singh, Leena, κ.ά.
Έκδοση: (2004) -
The e Hardware Verification Language
ανά: Iman, Sasan, κ.ά.
Έκδοση: (2004)