Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them /
In programming, “Gotcha” is a well known term. A gotcha is a language feature, which, if misused, causes unexpected - and, in hardware design, potentially disastrous - behavior. The purpose of this book is to enable engineers to write better Verilog/SystemVerilog design and verification code, and to...
Main Authors: | Sutherland, Stuart (Author), Mills, Don (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston, MA :
Springer US,
2007.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling /
by: Sutherland, Stuart, et al.
Published: (2006) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris, et al.
Published: (2012) -
The Verilog PLI Handbook A User’s Guide and Comprehensive Reference on the Verilog Programming Language Interface /
by: Sutherland, Stuart
Published: (2002) -
Verilog® Quickstart A Practical Guide to Simulation and Synthesis in Verilog /
by: Lee, James M.
Published: (1999) -
Verilog® Quicstart A Practical Guide to Simulation and Synthesis in Verilog /
by: Lee, James M.
Published: (2002)