Standardized Functional Verification
Standardized Functional Verification describes the science of functional verification that applies to any digital hardware system. With a precise and comprehensive terminology this book describes a thorough technical framework for achieving superior results with greater efficiency. It also defines a...
| Main Author: | Wiemann, Alan (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2008.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Taxonomies for the Development and Verification of Digital Systems
Published: (2005) -
System Verilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris
Published: (2008) -
Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits
by: CASTRO-LÓPEZ, R., et al.
Published: (2006) -
The Core Test Wrapper Handbook Rationale and Application of IEEE Std. 1500™ /
by: Silva, Francisco da, et al.
Published: (2006) -
Timing Optimization Through Clock Skew Scheduling
Published: (2009)