Low Power Methodology Manual For System-on-Chip Design /
"Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to...
| Main Authors: | Keating, Michael (Author), Flynn, David (Author), Aitken, Robert (Author), Gibbons, Alan (Author), Shi, Kaijian (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2007.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Coupled Data Communication Techniques for High-Performance and Low-Power Computing
Published: (2010) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
by: Patra, Priyardarsan, et al.
Published: (2008) -
Ultra-Low Voltage Nano-Scale Memories
Published: (2007) -
Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design /
by: Chinnery, David, et al.
Published: (2007) -
Low-Power VLSI Circuits and Systems
by: Pal, Ajit
Published: (2015)