Nanometer Technology Designs High-Quality Delay Tests
While adopting newer, better fabrication technologies provides higher integration and enhances performance, it also increases the types of manufacturing defects. With design size in millions of gates and working frequency in GHz, timing-related defects have become a high proportion of the total chip...
Κύριοι συγγραφείς: | Tehranipoor, Mohammad (Συγγραφέας), Ahmed, Nisar (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Boston, MA :
Springer US,
2008.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Leakage in Nanometer CMOS Technologies
ανά: Narendra, Siva G., κ.ά.
Έκδοση: (2006) -
The Core Test Wrapper Handbook Rationale and Application of IEEE Std. 1500™ /
ανά: Silva, Francisco da, κ.ά.
Έκδοση: (2006) -
Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits
ανά: Bushnell, Michael L., κ.ά.
Έκδοση: (2002) -
Ultra Low-Power Electronics and Design
Έκδοση: (2004) -
Substrate Noise Coupling in Mixed-Signal ASICs
Έκδοση: (2003)