Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) r...
| Main Authors: | Patra, Priyardarsan (Author), Kougianos, Elias (Author), Ranganathan, Nagarajan (Author), Mohanty, Saraju P. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2008.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Leakage in Nanometer CMOS Technologies
by: Narendra, Siva G., et al.
Published: (2006) -
CMOS Current-Mode Circuits for Data Communications
by: Yuan, Fei
Published: (2007) -
Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design /
by: Chinnery, David, et al.
Published: (2007) -
Digital Systems Design and Prototyping Using Field Programmable Logic and Hardware Description Languages /
by: Salcic, Zoran, et al.
Published: (2000) -
System Verilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris
Published: (2008)