Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) r...
Κύριοι συγγραφείς: | Patra, Priyardarsan (Συγγραφέας), Kougianos, Elias (Συγγραφέας), Ranganathan, Nagarajan (Συγγραφέας), Mohanty, Saraju P. (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Boston, MA :
Springer US,
2008.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
CMOS Current-Mode Circuits for Data Communications
ανά: Yuan, Fei
Έκδοση: (2007) -
Leakage in Nanometer CMOS Technologies
ανά: Narendra, Siva G., κ.ά.
Έκδοση: (2006) -
Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design /
ανά: Chinnery, David, κ.ά.
Έκδοση: (2007) -
Digital Systems Design and Prototyping Using Field Programmable Logic and Hardware Description Languages /
ανά: Salcic, Zoran, κ.ά.
Έκδοση: (2000) -
System Verilog for Verification A Guide to Learning the Testbench Language Features /
ανά: Spear, Chris
Έκδοση: (2008)