|
|
|
|
| LEADER |
02979nam a22005415i 4500 |
| 001 |
978-1-4020-5686-4 |
| 003 |
DE-He213 |
| 005 |
20151204142847.0 |
| 007 |
cr nn 008mamaa |
| 008 |
100301s2007 ne | s |||| 0|eng d |
| 020 |
|
|
|a 9781402056864
|9 978-1-4020-5686-4
|
| 024 |
7 |
|
|a 10.1007/978-1-4020-5686-4
|2 doi
|
| 040 |
|
|
|d GrThAP
|
| 050 |
|
4 |
|a TK7888.4
|
| 072 |
|
7 |
|a TJFC
|2 bicssc
|
| 072 |
|
7 |
|a TEC008010
|2 bisacsh
|
| 082 |
0 |
4 |
|a 621.3815
|2 23
|
| 100 |
1 |
|
|a Schliebusch, Oliver.
|e author.
|
| 245 |
1 |
0 |
|a Optimized ASIP Synthesis from Architecture Description Language Models
|h [electronic resource] /
|c by Oliver Schliebusch, Heinrich Meyr, Rainer Leupers.
|
| 264 |
|
1 |
|a Dordrecht :
|b Springer Netherlands,
|c 2007.
|
| 300 |
|
|
|a XIV, 182 p.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|b PDF
|2 rda
|
| 505 |
0 |
|
|a ASIP DESIGN METHODOLOGIES -- ASIP DESIGN BASED ON LISA -- A NEW ENTRY POINT FOR ASIP IMPLEMENTATION -- LISA FRONTEND -- INTERMEDIATE REPRESENTATION -- OPTIMIZATIONS BASED ON EXPLICIT ARCHITECTURAL INFORMATION -- CONFIGURABLE PROCESSOR FEATURES -- CASE STUDY: AN ASIP FOR TURBO DECODING -- CASE STUDIES: LEGACY CODE REUSE -- SUMMARY.
|
| 520 |
|
|
|a New software tools and a sophisticated methodology above RTL are required to answer the challenges of designing an optimized application specific processor (ASIP). This book offers an automated and fully integrated implementation flow and compares it to common implementation practice. Case-studies emphasise that neither the architectural advantages nor the design space of ASIPs are sacrificed for an automated implementation. Realizing a building block which fulfils the requirements on programmability and computational power is now efficiently possible for the first time. Optimized ASIP Synthesis from Architecture Description Language Models inspires hardware designers as well as application engineers to design powerful ASIPs that will make their SoC designs unique.
|
| 650 |
|
0 |
|a Engineering.
|
| 650 |
|
0 |
|a Microprocessors.
|
| 650 |
|
0 |
|a Software engineering.
|
| 650 |
|
0 |
|a Programming languages (Electronic computers).
|
| 650 |
|
0 |
|a Electronics.
|
| 650 |
|
0 |
|a Microelectronics.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
1 |
4 |
|a Engineering.
|
| 650 |
2 |
4 |
|a Circuits and Systems.
|
| 650 |
2 |
4 |
|a Processor Architectures.
|
| 650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|
| 650 |
2 |
4 |
|a Programming Languages, Compilers, Interpreters.
|
| 650 |
2 |
4 |
|a Software Engineering/Programming and Operating Systems.
|
| 700 |
1 |
|
|a Meyr, Heinrich.
|e author.
|
| 700 |
1 |
|
|a Leupers, Rainer.
|e author.
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|
| 776 |
0 |
8 |
|i Printed edition:
|z 9781402056857
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-1-4020-5686-4
|z Full Text via HEAL-Link
|
| 912 |
|
|
|a ZDB-2-ENG
|
| 950 |
|
|
|a Engineering (Springer-11647)
|
