Advanced Memory Optimization Techniques for Low-Power Embedded Processors

The design of embedded systems warrants a new perspective because of the following two reasons: Firstly, slow and energy inefficient memory hierarchies have already become the bottleneck of the embedded systems. It is documented in the literature as the memory wall problem. Secondly, the software ru...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Verma, Manish (Συγγραφέας), Marwedel, Peter (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Dordrecht : Springer Netherlands, 2007.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 04041nam a22005775i 4500
001 978-1-4020-5897-4
003 DE-He213
005 20151204185117.0
007 cr nn 008mamaa
008 100301s2007 ne | s |||| 0|eng d
020 |a 9781402058974  |9 978-1-4020-5897-4 
024 7 |a 10.1007/978-1-4020-5897-4  |2 doi 
040 |d GrThAP 
050 4 |a TK7800-8360 
050 4 |a TK7874-7874.9 
072 7 |a TJF  |2 bicssc 
072 7 |a TEC008000  |2 bisacsh 
072 7 |a TEC008070  |2 bisacsh 
082 0 4 |a 621.381  |2 23 
100 1 |a Verma, Manish.  |e author. 
245 1 0 |a Advanced Memory Optimization Techniques for Low-Power Embedded Processors  |h [electronic resource] /  |c by Manish Verma, Peter Marwedel. 
264 1 |a Dordrecht :  |b Springer Netherlands,  |c 2007. 
300 |a XII, 188 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Related Work -- Memory Aware Compilation and Simulation Framework -- Non-Overlayed Scratchpad Allocation Approaches for Main/Scratchpad Memory Hierarchy -- Non-Overlayed Scratchpad Allocation Approaches for Main/Scratchpad + Cache Memory Hierarchy -- Scratchpad Overlay Approaches for Main/Scratchpad Memory Hierarchy -- Data Partitioning and Loop Nest Splitting -- Scratchpad Sharing Strategies for Multiprocess Applications -- Conclusions and Future Directions. 
520 |a The design of embedded systems warrants a new perspective because of the following two reasons: Firstly, slow and energy inefficient memory hierarchies have already become the bottleneck of the embedded systems. It is documented in the literature as the memory wall problem. Secondly, the software running on the contemporary embedded devices is becoming increasingly complex. It is also well understood that no silver bullet exists to solve the memory wall problem. Therefore, this book explores a collaborative approach by proposing novel memory hierarchies and software optimization techniques for the optimal utilization of these memory hierarchies. Linking memory architecture design with memory-architecture aware compilation results in fast, energy-efficient and timing predictable memory accesses. The evaluation of the optimization techniques using real-life benchmarks for a single processor system, a multiprocessor system-on-chip (SoC) and for a digital signal processor system, reports significant reductions in the energy consumption and performance improvement of these systems. The book presents a wide range of optimizations, progressively increasing in the complexity of analysis and of memory hierarchies. The final chapter covers optimization techniques for applications consisting of multiple processes found in most modern embedded devices. Advanced Memory Optimization Techniques for Low Power Embedded Processors is designed for researchers, complier writers and embedded system designers / architects who wish to optimize the energy and performance characteristics of the memory subsystem. 
650 0 |a Engineering. 
650 0 |a Computer memory systems. 
650 0 |a Special purpose computers. 
650 0 |a Computer system failures. 
650 0 |a Programming languages (Electronic computers). 
650 0 |a Electronics. 
650 0 |a Microelectronics. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Programming Languages, Compilers, Interpreters. 
650 2 4 |a Memory Structures. 
650 2 4 |a Special Purpose and Application-Based Systems. 
650 2 4 |a System Performance and Evaluation. 
700 1 |a Marwedel, Peter.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781402058967 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4020-5897-4  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)