Full-Chip Nanometer Routing Techniques
As Moore's Law continues unencumbered into the nanometer era, chips are reaching 1000 M gates in size, process geometries have shrunk to 90 nm and below, and engineers have to face compounded design complexity with every new design. These nanometer-scale designs require a new generation of phys...
Κύριοι συγγραφείς: | Ho, Tsung-Yi (Συγγραφέας), Chang, Yao-Wen (Συγγραφέας), Chen, Sao-Jie (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Dordrecht :
Springer Netherlands,
2007.
|
Σειρά: | Analog Circuits And Signal Processing Series
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs
ανά: Shen, Ruijing, κ.ά.
Έκδοση: (2012) -
Nanometer Variation-Tolerant SRAM Circuits and Statistical Design for Yield /
ανά: Abu-Rahma, Mohamed H., κ.ά.
Έκδοση: (2013) -
Leakage in Nanometer CMOS Technologies
ανά: Narendra, Siva G., κ.ά.
Έκδοση: (2006) -
Nanometer Technology Designs High-Quality Delay Tests
ανά: Tehranipoor, Mohammad, κ.ά.
Έκδοση: (2008) -
Low-Power Variation-Tolerant Design in Nanometer Silicon
Έκδοση: (2011)