Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms

Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms gives an overview of the state-of-the-art in system-level design trade-off explorations for concurrent tasks running on embedded heterogeneous multiple processors. The targ...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Άλλοι συγγραφείς: Ma, Zhe (Επιμελητής έκδοσης), Marchal, Pol (Επιμελητής έκδοσης), Scarpazza, Daniele Paolo (Επιμελητής έκδοσης), Yang, Peng (Επιμελητής έκδοσης), Wong, Chun (Επιμελητής έκδοσης), Gómez, José Ignacio (Επιμελητής έκδοσης), Himpe, Stefaan (Επιμελητής έκδοσης), Couvreur, Chantal Ykman- (Επιμελητής έκδοσης), Catthoor, Francky (Επιμελητής έκδοσης)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Dordrecht : Springer Netherlands, 2007.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 04637nam a22006015i 4500
001 978-1-4020-6344-2
003 DE-He213
005 20151204143544.0
007 cr nn 008mamaa
008 100301s2007 ne | s |||| 0|eng d
020 |a 9781402063442  |9 978-1-4020-6344-2 
024 7 |a 10.1007/978-1-4020-6344-2  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
245 1 0 |a Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms  |h [electronic resource] /  |c edited by Zhe Ma, Pol Marchal, Daniele Paolo Scarpazza, Peng Yang, Chun Wong, José Ignacio Gómez, Stefaan Himpe, Chantal Ykman- Couvreur, Francky Catthoor. 
264 1 |a Dordrecht :  |b Springer Netherlands,  |c 2007. 
300 |a XII, 264 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Related Work -- System Model and Work Flow -- Basic Design-Time Scheduling -- Scalable Design-Time Scheduling -- Fast and Scalable Run-time Scheduling -- Handling of Multidimensional Pareto Curves -- Run-Time Software Multithreading -- Fast Source-level Performance Estimation -- Handling of Task-Level Data Communication and Storage -- Demonstration on Heterogeneous Multiprocessor SoCs -- Conclusions and future research work. 
520 |a Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms gives an overview of the state-of-the-art in system-level design trade-off explorations for concurrent tasks running on embedded heterogeneous multiple processors. The targeted application domain covers complex embedded real-time multi-media and communication applications. Many of these applications are concurrent in the sense that multiple subsystems can be running simultaneously. Also, these applications are so dynamic at run-time that the designs based on the worst case execution times are inefficient in terms of resource allocation (e.g., energy budgets). A novel systematical approach is clearly necessary in the area of system-level design for the embedded systems where those concurrent and dynamic applications are mapped. This material is mainly based on research at IMEC and its international university network partners in this area in the period 1997-2006. In order to deal with the concurrent and dynamic behaviors in an energy-performance optimal way, we have adopted a hierarchical system model (i.e., the gray-box model) that can both exhibit the sufficient detail of the applications for design-time analysis and hide unnecessary detail for a low-overhead run-time management. We have also developed a well-balanced design-time/run-time combined task scheduling methodology to explore the trade-off space at design-time and efficiently handle the system adaptations at run-time. Moreover, we have identified the connection between task-level memory/communication management and task scheduling and illustrated how to perform the task-level memory/communication management in order to obtain the design constraints that enable the this connection. A fast approach is also shown to estimate at the system-level, the energy and performance characterization of applications executing on the target platform processors. 
650 0 |a Engineering. 
650 0 |a Microprocessors. 
650 0 |a Programming languages (Electronic computers). 
650 0 |a Image processing. 
650 0 |a Computer-aided engineering. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Programming Languages, Compilers, Interpreters. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
650 2 4 |a Processor Architectures. 
650 2 4 |a Image Processing and Computer Vision. 
700 1 |a Ma, Zhe.  |e editor. 
700 1 |a Marchal, Pol.  |e editor. 
700 1 |a Scarpazza, Daniele Paolo.  |e editor. 
700 1 |a Yang, Peng.  |e editor. 
700 1 |a Wong, Chun.  |e editor. 
700 1 |a Gómez, José Ignacio.  |e editor. 
700 1 |a Himpe, Stefaan.  |e editor. 
700 1 |a Couvreur, Chantal Ykman-.  |e editor. 
700 1 |a Catthoor, Francky.  |e editor. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781402063282 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4020-6344-2  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)