Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms
Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms gives an overview of the state-of-the-art in system-level design trade-off explorations for concurrent tasks running on embedded heterogeneous multiple processors. The targ...
| Corporate Author: | SpringerLink (Online service) |
|---|---|
| Other Authors: | Ma, Zhe (Editor), Marchal, Pol (Editor), Scarpazza, Daniele Paolo (Editor), Yang, Peng (Editor), Wong, Chun (Editor), Gómez, José Ignacio (Editor), Himpe, Stefaan (Editor), Couvreur, Chantal Ykman- (Editor), Catthoor, Francky (Editor) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Dordrecht :
Springer Netherlands,
2007.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
Similar Items
-
Verification Methodology Manual for SystemVerilog
by: Bergeron, Janick, et al.
Published: (2006) -
A Practical Introduction to PSL
by: Eisner, Cindy, et al.
Published: (2006) -
Hardware Verification with C++ A Practitioner’s Handbook /
by: Mintz, Mike, et al.
Published: (2006) -
Hardware Verification with SystemVerilog An Object-Oriented Framework /
by: Mintz, Mike, et al.
Published: (2007) -
The Verillog® Hardware Description Language
by: Thomas, Donald E., et al.
Published: (2002)