Robustness and Usability in Modern Design Flows

The size of technically producible integrated circuits increases continuously. But the ability to design and verify these circuits does not keep up with this development. Therefore today’s design flow has to be improved to achieve a higher productivity. In Robustness and Usability in Modern Design F...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Fey, Görschwin (Συγγραφέας), Drechsler, Rolf (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Dordrecht : Springer Netherlands, 2008.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03030nam a22004935i 4500
001 978-1-4020-6536-1
003 DE-He213
005 20151204185903.0
007 cr nn 008mamaa
008 100301s2008 ne | s |||| 0|eng d
020 |a 9781402065361  |9 978-1-4020-6536-1 
024 7 |a 10.1007/978-1-4020-6536-1  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 |a Fey, Görschwin.  |e author. 
245 1 0 |a Robustness and Usability in Modern Design Flows  |h [electronic resource] /  |c by Görschwin Fey, Rolf Drechsler. 
264 1 |a Dordrecht :  |b Springer Netherlands,  |c 2008. 
300 |a XVIII, 166 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
520 |a The size of technically producible integrated circuits increases continuously. But the ability to design and verify these circuits does not keep up with this development. Therefore today’s design flow has to be improved to achieve a higher productivity. In Robustness and Usability in Modern Design Flows the current design methodology and verification methodology are analyzed, a number of deficiencies are identified and solutions suggested. Improvements in the methodology as well as in the underlying algorithms are proposed. An in-depth presentation of preliminary concepts makes the book self-contained. Based on this foundation major design problems are targeted. In particular, a complete tool flow for Synthesis for Testability of SystemC descriptions is presented. The resulting circuits are completely testable and test pattern generation in polynomial time is possible. Verification issues are covered in even more detail. A whole new paradigm for formal design verification is suggested. This is based upon design understanding, the automatic generation of properties and powerful tool support for debugging failures. All these new techniques are empirically evaluated and experimental results are provided. As a result, an enhanced design flow is created that provides more automation (i.e. better usability) and reduces the probability of introducing conceptual errors (i.e. higher robustness). 
650 0 |a Engineering. 
650 0 |a Computers. 
650 0 |a Mathematical logic. 
650 0 |a Electronics. 
650 0 |a Microelectronics. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Mathematical Logic and Formal Languages. 
650 2 4 |a Theory of Computation. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
700 1 |a Drechsler, Rolf.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781402065354 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4020-6536-1  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)